#
verilator
Here are 64 public repositories matching this topic...
A small, light weight, RISC CPU soft core
-
Updated
Jul 16, 2020 - Verilog
An abstraction library for interfacing EDA tools
fpga
simulation
vhdl
eda
verilog
xilinx
synthesis
vivado
altera
systemverilog
icestorm
lattice
icarus-verilog
modelsim
ghdl
yosys
verilator
riviera-pro
fossi
spyglass
-
Updated
Aug 19, 2020 - Python
RISC-V CPU Core (RV32IM)
-
Updated
May 3, 2020 - Verilog
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
cmake
asic
fpga
cpp
verification
rtl
verilog
xilinx
vivado
systemverilog
systemc
unit-tests
hdl
modelsim
uvm
verilator
quartus
testing-rtl
-
Updated
Nov 25, 2019 - SystemVerilog
A simple, basic, formally verified UART controller
-
Updated
Aug 10, 2020 - Verilog
A utility for Composing FPGA designs from Peripherals
-
Updated
Aug 14, 2020 - C++
Verilog HDL/SystemVerilog support for VS Code
ctags
vscode
verilog
vivado
systemverilog
modelsim
verilog-hdl
iverilog
verilator
language-server-client
-
Updated
Aug 22, 2020 - TypeScript
32-bit Superscalar RISC-V CPU
linux
asic
cpu
fpga
verilog
xilinx
superscalar
in-order
risc-v
branch-prediction
coremark
rv32i
verilator
riscv-linux
rv32im
artix-7
pipelined-processors
-
Updated
Apr 18, 2020 - Verilog
A wishbone controlled scope for FPGA's
-
Updated
Jun 11, 2020 - Verilog
SD-Card controller, using a SPI interface that is (optionally) shared
-
Updated
Jan 23, 2020 - Coq
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
-
Updated
Jan 24, 2020 - Verilog
Wishbone controlled I2C controllers
-
Updated
Oct 3, 2019 - C++
A collection of debugging busses developed and presented at zipcpu.com
-
Updated
Apr 2, 2020 - Verilog
Digital Interpolation Techniques Applied to Digital Signal Processing
-
Updated
Apr 2, 2020 - Verilog
a project to check the FOSS synthesizers against vendors EDA tools
-
Updated
May 18, 2020 - Makefile
Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems.
-
Updated
Mar 6, 2019 - Verilog
-
Updated
Aug 11, 2020 - Python
Improve this page
Add a description, image, and links to the verilator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the verilator topic, visit your repo's landing page and select "manage topics."
Internal code coverage shows the following DPI functions in verilated_dpi aren't covered at all. We should improve the tests to check them and validate against another simulator.