#
opcode
Here are 21 public repositories matching this topic...
Super scalar Processor design
processor-architecture
bison
flex
processor
assembler
parallel-computing
verilog
forwarding
bypassing
pipeline-processor
superscalar
opcode
verilog-hdl
instruction-set-architecture
instruction-set
processor-simulator
branch-prediction
pipeline-cpu
mnemonics
instruction-level-parallelism
-
Updated
Sep 7, 2014 - Verilog
This script generates C++ header file with opcode constants based on YAML file definition
-
Updated
May 19, 2019 - Python
Let's start short esoteric journey.
processor-architecture
cpu
assembly-language
isa
binary-analysis
opcode
machine-code
processor-simulator
registers
-
Updated
Jul 20, 2017 - JavaScript
A Perl module which allows XS modules to annotate and delegate hooked OPs
-
Updated
Mar 29, 2018 - C
An implementation of a processor with basic components coded in verilog
-
Updated
Sep 9, 2017 - Verilog
conffle framework for creating and Initialize a project. Providing functionalities for running a local node, compilation, deployment and unit testing smart contracts.
-
Updated
Apr 1, 2020 - JavaScript
PC Malware Detection😄
-
Updated
Nov 15, 2018 - Jupyter Notebook
A storage contract bytecode generator.
-
Updated
Feb 5, 2019 - JavaScript
Compile to java bytecode with using Java.
-
Updated
Jun 11, 2020 - Java
Turing Complete VM with 8 Instructions
-
Updated
Mar 17, 2018 - Java
Improve this page
Add a description, image, and links to the opcode topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the opcode topic, visit your repo's landing page and select "manage topics."
The current version of the reference does not document that the instructions
fsincos
,fcos
,fsin
,fldenvd
,fsaved
,fprem1
,frstord
, andfstenvd
where only introduced with the 80387 processor.