-
Updated
May 30, 2022 - Verilog
hdl
Here are 397 public repositories matching this topic...
-
Updated
May 16, 2022 - Python
-
Updated
Jan 8, 2022 - Python
-
Updated
Apr 28, 2022
-
Updated
Sep 29, 2021 - C++
-
Updated
May 12, 2022 - Python
-
Updated
Mar 9, 2022 - Shell
-
Updated
Nov 25, 2019 - SystemVerilog
Motivation
It doesn't make sense for a signal to be driven by two drivers in a Sequential
block. The code already prevents this, but testing is incomplete.
Desired solution
Add a test ensuring that an exception is thrown when there are multiple drivers for a flop.
Here are some "nice to have" feature requests for the cool new "Compared test results" output that has been recently added.
- Colors! It would be nice to highlight;
- Improvements in green
- Regressions in red.
- Non-changes de-emphasized in light grey.
- Link to the published version of the before and after results so people can understand exactly
-
Updated
May 27, 2022 - Scala
-
Updated
Mar 11, 2022 - Bluespec
-
Updated
Mar 3, 2022 - Python
It would be nice if the Hardware Description Languages
section mentioned simulating tooling like:
- iverilog
- gtkwave
- verilator
A few things that I wish I learned from the workshop rather that "discovering/googling" by myself:
- use iverilog as a linter (seems to be more pedantic that yosys).
- how to create testbench
- how to
$monitor
variable - gotcha to create / optimize vhd fi
-
Updated
May 29, 2022 - Verilog
Together with issue #4, we should write a few tests for making sure refdeses do stay consistent. Something like a copy of servo_micro, and a ton of patches on top of it (all parented to one servo_micro, not on a chain, more like a star). Apply each of those patches then see if refdeses are sticking.
git checkout c718fbc~1 examples/servo_micro.py
from google/pcbdl@ba3
-
Updated
Apr 16, 2021 - Verilog
-
Updated
Jan 19, 2022 - Python
Improve this page
Add a description, image, and links to the hdl topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the hdl topic, visit your repo's landing page and select "manage topics."
During the work on merging #1419 I figured out that the basic BUFGMUX example works differently on Arty Board and Nexys Video.
The example uses three LEDs:
On the Arty Board, the example works as intended. On Nexys Video, when