Scribd
Upload
34 views

Quiz (Unit -4)

Uploaded by

vinaysingh65592
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
34 views

Quiz (Unit -4)

Uploaded by

vinaysingh65592
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

United College of Engineering & Research, Prayagraj

Department of Computer Science and Engineering


Quiz Paper, Session 2023-24

Quiz No.: 4 Semester: III


Course Name: COA Max. Marks: 10
AKTU Course Code: BCS-302 Date of Quiz Conduct: / /2023
Note: All questions are compulsory. Each question carries equal marks.

Name of Student: __________________________________ AKTU Roll No._____________________________

Que. Multiple Choice Questions CO Bloom’s Marks


No. Level Obtained
1. 1 1
The standard SRAM chips are costly as -
a) They use highly advanced micro-electronic devices
b) They house 6 transistor per chip
c) They require specially designed PCB’s
d) None of the mentioned
2. 2. The drawback of building a large memory with DRAM is _ 1 1
a) The large cost factor
b) The inefficient memory organisation
c) The Slow speed of operation
d) All of the mentioned
3. Cache memory is the onboard storage. 1 1
a) True
b) False

4. Which of the following is the fastest means of memory access for CPU? 1 1
a) Registers
b) Cache
c) Main memory
d) Virtual Memory
5. The memory implemented using the semiconductor chips is _________ 1 2
a) Cache
b) Main
c) Secondary
d) Registers
6. Which of the following is independent of the address bus? 1 1
a) Secondary memory
b) Main memory
c) Onboard memory
d) Cache memory
7. If M denotes the number of memory locations and N denotes the word 1 1
size, then an expression that denotes the storage capacity is
______________
a) M*N
b) M+N
c) 2M+N
d) 2M-N
8. MAR stands for ___________ 1 1
a) Memory address register
b) Main address register
c) Main accessible register
d) Memory accessible register
9. The transfer between CPU and Cache is ______________ 1 1
a) Block transfer
b) Word transfer
c) Set transfer
d) Associative transfer
10. In ____________ mapping, the data can be mapped anywhere in the 1 1
Cache Memory.
a) Associative
b) Direct
c) Set Associative
d) Indirect

Marks Obtained:_____

CO - Course Outcome
Bloom’s Levels
1- Remembering 2-Understanding 3-Applying 4-Analyzing 5-Evaluating 6-Creating

You might also like