8253 Programmable Interval Timer

A programmable counter/interval timer is used in real time application for timing and
counting function such as BCD/binary counting, generation of accurate time delay,
generation of square wave of desired frequency, rate generation, hardware/software triggered
strobe signal, one shot signal of desired width etc.

Popular programmable interval timer chips are Intel 8253 and 8254. Both are pin to pin
compatible and operate in the following six modes:

Mode 0: Interrupt on terminal count

Mode 1: Programmable one-shot

Mode 2: Rate generator

Mode 3: Square wave generator

Mode 4: Software triggered mode

Mode 5: Hardware triggered mode

The 8254 is compatible to 8086, 8088, 8085 and most other microprocessors. The 8253 is
compatible to 8085 microprocessor. The 8254 is superset of the 8253.
Architecture of Intel 8253/54

Intel 8253

The 8253 is 24-pin IC and operates at 5 Vd.c.. It contains three independent 16-bit counters.
The programmer can program 8253 to operate in any one of the 6 operating modes. It
operates under software control.

The description of its important pins is as follows:

RD (Read): When this pin is LOW the CPU reads data.

¯WR: (Write): When this is low, the CPU outputs data in the form of mode information or
loading of counters.

A0, A1: These pins are connected to the address bus. These are used to select one of three
counters. These are also used to address the control word registers for mode selection.

CS: Chip Select.

D0 - D7: Bidirectional data bus.

CLK0, CLK1 and CLK2 are clock for Counter 0, Counter 1 and Counter 2 respectively.

GATE0, GATE1 and GATE2 are gate terminals of Counter 0, Counter 1 and Counter 2
respectively.

OUT0, OUT1 and OUT2 are output terminals of Counter 0, Counter 1 and Counter 2
respectively.

The 8253 contains a data buffer, read/write logic and control word register as described
below:

Data Bus Buffer: This buffer is within 8253. It is a 3-state, bidirectional, 8-bit buffer. It is
used to interface 8253 to the system data bus through D0 - D7 lines.

Read/Write logic: The 8253 contains a read/write logic which accepts input from the system
bus and then generates control signals for the operation of 8253. The following table shows
the status of pins associated with read/write logic for various controls:

CS A1 A0 RD WR Result

0 0 0 0 1 Read Counter No. 0

0 0 1 0 1 Read Counter No. 1

0 1 0 0 1 Read Counter No. 2

0 0 0 1 0 Read Counter No. 0

0 0 1 1 0 Read Counter No. 1

0 1 0 1 0 Read Counter No. 2

0 1 1 1 0 Write Mode word

0 1 1 0 1 No-operation 3 state

0 X X 1 1 No-operation 3 state

0 X X X X Disable 3 -state

Note: - X indicates undefined state. It means that it does not matter whether the state is 0 or

1.

Counter Word Register: When the pins A0, A1 are 11, the control word register is selected.
The control word format is shown below:

D7 D6 D5 D4 D3 D2 D1 D0

SC1 SC0 RL1 RL0 M2 M1 M0 BCD

The bits D7 and D6 of the control word are to select one of the 3 counters. D 5 and D4 are for
loading/reading the count. D3, D2 and D1 are for the selection of operating mode of the
selected counter. These are six modes of operation for each counter of 8253. The six modes
of operation are: MODE 0, MODE 1, MODE 2, MODE 3, MODE 4 and MODE 5. The bit
D0 is for the selection of binary or BCD counting.

8253/54 Operational Modes

8253/54 can be operated in 6 different modes. These modes are:

MODE 0 : Interrupt on Terminal Count

o Mode 0 is used for the generation of accurate time delay under software control.

o One of the counters of 8253 is initialized and loaded with suitable count for the
desired time delay.
o When counting is finished the counter interrupts the CPU. On interruption the
microprocessor performs the required task which is to be performed after the desired
time delay.
o For MODE 0 operation GATE is kept high. While counting is going on the counter
output OUT remains LOW. When the terminal count is reached i.e. count reaches 0,
the output becomes HIGH until the count is reloaded or new count is loaded.
o When the count is reloaded or OUT becomes LOW and the counter starts its counting
operation again.

MODE 1 : Programmable One-Shot

o In MODE 1 the counter acts as a retriggerable and programmable one-shot.

o The LOW to HIGH transition of the signal applied to GATE acts as a trigger signal.

o In this mode of operation OUT becomes initially HIGH after the mode is set. After
mode set operation the counter is loaded by a count value of N. The counter
decrements count, and the output (OUT) goes LOW for N clock cycles for every
LOW to HIGH transition of the GATE input.

MODE 2 : RATE Generator

o In MODE 2 the counter acts as a simple divide by N counter.

o When this mode is set the output of the counter becomes initially HIGH.

o After mode set operation the counter is loaded by a count of value N.

o For MODE 2 operation GATE is kept HIGH.

o In this mode the output remains HIGH for (N-1) clock pulses and then goes LOW for
one clock pulse.

MODE 3 : Square Wave Generation

o In MODE 3 the counter acts as a square wave generator. After mode set operation the
counter is loaded by a count of value N.
o For MODE 3 operation GATE is kept HIGH.

o For even values of N the output remains HIGH for N/2 clock pulses abd then goes
LOW for next N/2 clock pulses.

MODE 4 : Software Triggered Strobe

o In MODE 4 operation the output of the counter becomes initially HIGH after the
mode is set.
o GATE is kept HIGH for this mode of operation. The counter begins counting
immediately after the count is loaded into the count register.
o When the counter reaches terminal count (i.e. counter content = 0) the output goes
LOW for one clock period, then it returns to HIGH.
o The output signal may be used as strobe.

o This mode of operation is referred to as a software triggered strobe because the

generation of the strobe signal is triggered by loading the count into the count register.

MODE 5 : Hardware Triggered Strobe

o In this mode of operation GATE input acts as a trigger.

o After the mode is set, the output becomes initially HIGH.

o A count value of N is loaded into the counter.

o Following a LOW to HIGH transition of the GATE input the counter starts
decrementing the count.
o The counting begins at the first negative edge of the clock after the rising edge of the
GATE input.
o On terminal count the output goes LOW for one clock period, and then it goes HIGH
again.
o As the LOW to HIGH transition of the GATE input causes triggering, this mode is
referred to as hardware triggered strobe.

Programmable Peripheral interface (PPI)

A programmable peripheral interface is a multiport device. The ports may be programmed in

a variety of ways as required by the programmer. The device is very useful for interfacing
peripheral devices. The term PIA, Peripheral Interface Adapter is also used by some
manufacturer.

Intel 8255

The Intel 8255 is a programmable peripheral interface (PPI). It has two versions, namely
the Intel 8255A and Intel 8255A-5. General descriptions for both are same. There are some
differences in their electrical characteristics. Hereafter, they will be referred to as 8255. Its
main functions are to interface peripheral devices to the microcomputer.

It has three 8-bit ports, namely Port A, Port B and Port C. The port C has been further divided
into two 4-bit ports, port C upper and Port C lower. Thus a total of 4-ports are available, two
8-bit ports and two 4-bit ports. Each port can be programmed either as an input port or an
output port.

Operating Modes of 8255

The Intel 8255 has the following three modes of operation which are selected by software:

Mode 0 - Simple Input/output: The 8255 has two 8-bit ports (Port A and Port B) and two 4-
bit ports (Port Cupper and Port Clower). In Mode 0 operation, a port can be operated as a simple
input or output port. Each of the 4 ports of 8255 can be programmed to be either an input or
output port.

Mode 1-Strobed Input/output: Mode 1 is strobed input/output mode of operation. The Port
A and Port B both are designed to operate in this mode of operation. When Port A and Port B
are programmed in Mode 1, six pins of Port C are used for their control.

Mode 2 -Bidirectional Port: Mode 2 is strobed bidirectional mode of operation. In this

mode Port A can be programmed to operate as a bidirectional port. The mode 2 operation is
only for Port A. When Port A is programmed in Mode 2, the port B can be used either Mode
1 or Mode 0.

Architecture of Intel 8255

Intel 8255A pin description

It is a 40 pin I.C. package. It operates on a single 5 V d.c. supply. Its important characteristics
are as follows:

Ambient temperature 0 to 700C, Voltage on any pin: 0.5 V to 7 V. Power dissipation 1 Watt
VIL = Input low voltage = Minimum 0.5 V, Maximum 0.8 V. V IH = Input high voltage =
Minimum 2 V, Maximum Vcc. V OL = Output low voltage = 0.45 V V OH = Output High
Voltage = 2.4 V IDR = Darlington drive connect = Minimum 1 mA, Maximum 4 mA of any 8
pins of the port.
The pins of various ports are as follows:

PA0 - PA7 8 Pins of port A PB 0 - PB7 8 pins of port B PC0 - PC3 4 pins of port Clower PC4 -
PC7 4 pins of Port Cupper

The important control signals are:

CS (Chip Select): It is a chip select signal. The LOW status of this signal enables
communication between the CPU and 8255.

RD (READ): When RD goes LOW the 8255 sends out data or status information to the CPU
on the data bus. In other words it allows the CPU to read data from the input port of 8255.

WR (Write): When WR goes LOW the CPU writes data or control word into 8255. The
CPU writes data into the output port of 8255 and the control word into the control word
register.

RESET: RESET is an active high signal. It clears the control register and sets all ports in the
input mode.

A0 and A1: The selection of input port and control word register is done using A0 and A1 in
conjunction with RD and WR. A0 and A1 are normally connected to the least significant bits
of the address bus. If two 8255 units are used the addresses of ports are as follows:

For the First unit of 8255, i.e. 8255.1:

Port/Control word register Port/Control word register Address

Port A 00

Port B 01

Port C 02
Control word register 03

For the 2nd unit of 8255, i.e. 8255.2:

Port/Control word register Port/Control word register Address

Port A 08

Port B 09

Port C 0A

Control word register 0B

8253 Programmable Interval Timer

A programmable counter/interval timer is used in real time application for timing and
counting function such as BCD/binary counting, generation of accurate time delay,
generation of square wave of desired frequency, rate generation, hardware/software triggered
strobe signal, one shot signal of desired width etc.

Popular programmable interval timer chips are Intel 8253 and 8254. Both are pin to pin
compatible and operate in the following six modes:

Mode 0: Interrupt on terminal count

Mode 1: Programmable one-shot

Mode 2: Rate generator

Mode 3: Square wave generator

Mode 4: Software triggered mode

Mode 5: Hardware triggered mode

The 8254 is compatible to 8086, 8088, 8085 and most other microprocessors. The 8253 is
compatible to 8085 microprocessor. The 8254 is superset of the 8253.

Architecture of Intel 8253/54

Intel 8253

The 8253 is 24-pin IC and operates at 5 Vd.c.. It contains three independent 16-bit counters.
The programmer can program 8253 to operate in any one of the 6 operating modes. It
operates under software control.

The description of its important pins is as follows:

RD (Read): When this pin is LOW the CPU reads data.

¯WR: (Write): When this is low, the CPU outputs data in the form of mode information or
loading of counters.

A0, A1: These pins are connected to the address bus. These are used to select one of three
counters. These are also used to address the control word registers for mode selection.

CS: Chip Select.

D0 - D7: Bidirectional data bus.

CLK0, CLK1 and CLK2 are clock for Counter 0, Counter 1 and Counter 2 respectively.

GATE0, GATE1 and GATE2 are gate terminals of Counter 0, Counter 1 and Counter 2
respectively.

OUT0, OUT1 and OUT2 are output terminals of Counter 0, Counter 1 and Counter 2
respectively.
The 8253 contains a data buffer, read/write logic and control word register as described
below:

Data Bus Buffer: This buffer is within 8253. It is a 3-state, bidirectional, 8-bit buffer. It is
used to interface 8253 to the system data bus through D0 - D7 lines.

Read/Write logic: The 8253 contains a read/write logic which accepts input from the system
bus and then generates control signals for the operation of 8253. The following table shows
the status of pins associated with read/write logic for various controls:
Note: - X indicates undefined state. It means that it does not matter whether the state is 0 or

CS A1 A0 RD WR Result

0 0 0 0 1 Read Counter No. 0

0 0 1 0 1 Read Counter No. 1

0 1 0 0 1 Read Counter No. 2

0 0 0 1 0 Read Counter No. 0

0 0 1 1 0 Read Counter No. 1

0 1 0 1 0 Read Counter No. 2

0 1 1 1 0 Write Mode word

0 1 1 0 1 No-operation 3 state

0 X X 1 1 No-operation 3 state

0 X X X X Disable 3 -state

1.

Counter Word Register: When the pins A0, A1 are 11, the control word register is selected.
The control word format is shown below:

D7 D6 D5 D4 D3 D2 D1 D0

SC1 SC0 RL1 RL0 M2 M1 M0 BCD

The bits D7 and D6 of the control word are to select one of the 3 counters. D 5 and D4 are for
loading/reading the count. D3, D2 and D1 are for the selection of operating mode of the
selected counter. These are six modes of operation for each counter of 8253. The six modes
of operation are: MODE 0, MODE 1, MODE 2, MODE 3, MODE 4 and MODE 5. The bit
D0 is for the selection of binary or BCD counting.

8253/54 Operational Modes

8253/54 can be operated in 6 different modes. These modes are:

MODE 0 : Interrupt on Terminal Count

ADVERTISEMENT
o Mode 0 is used for the generation of accurate time delay under software control.

o One of the counters of 8253 is initialized and loaded with suitable count for the
desired time delay.
o When counting is finished the counter interrupts the CPU. On interruption the
microprocessor performs the required task which is to be performed after the desired
time delay.
o For MODE 0 operation GATE is kept high. While counting is going on the counter
output OUT remains LOW. When the terminal count is reached i.e. count reaches 0,
the output becomes HIGH until the count is reloaded or new count is loaded.
o When the count is reloaded or OUT becomes LOW and the counter starts its counting
operation again.