0% found this document useful (0 votes)
138 views

Address Decoder

The document discusses address decoders, which ensure that only one device can communicate with the microprocessor at a time. Address decoders introduce a decoder that places all unselected devices in high impedance by deactivating each device's enable pin. There are two types of decoders: full address decoders connect all address lines, while partial address decoders connect only some lines and use less hardware.

Uploaded by

Rifki Yafi
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
138 views

Address Decoder

The document discusses address decoders, which ensure that only one device can communicate with the microprocessor at a time. Address decoders introduce a decoder that places all unselected devices in high impedance by deactivating each device's enable pin. There are two types of decoders: full address decoders connect all address lines, while partial address decoders connect only some lines and use less hardware.

Uploaded by

Rifki Yafi
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 11

Address Decoder

Address Decoder
• Normally, microprocessor is connected to
several devices
• However, only one device can communicate
with the processor at one time leaving other
devices at high impedance
• To ensure this condition is established,
address decoder is introduced
• With this decoder, there will not be any
devices fighting for control of common wire
which may cause damaging to current flow
Address Decoder
• The role of the address decoder is to ensure one device can
communicate with the processor at one time.
• This is done by placing all unselected devices into high
impedance condition by deactivate enable pin of each device
• There are two type of decoders
– Full address decoder (FAD)
• All address buses of processor must be connected
– Partial address decoder (PAD)
• Only a few selected address buses are connected
• PAD using combinational circuit
• PAD using MSI chip
• Advantage of PAD
– Less hardware design
– Less expensive
• Disadvantage of PAD
– More than one address can activate a device
– Future expansion of memory is difficult
• Nowadays, almost all microprocessor-based system
are designed using the MSI chip to produce simple,
cost-effective and efficient system
Full Address Decoder
Design Procedure
• Procedure to design the address decoder for memory
• For each memory device, determine the entire range of address
– The first address
– Size of memory
– The last address
• For each memory device, determine the number of address lines
connected to memory
– Determine the total address lines of the device
– The lower address lines of processor are connected directly to memory
– The rest of address lines are connected to the address decoder
• Design decoder circuit
Partial Address Decoder
Design Procedure
• Procedure to design the address decoder for memory
• For each memory device, determine the entire range of address
– The first address
– Size of memory
– The last address
• For each memory device, determine the number of address lines
connected to memory
– Determine the total address lines of the device
– The lower address lines of processor are connected directly to memory
– The rest of address lines can be considered to design the address decoder
– Normally, higher address lines are used to distinguish devices
– The less number of lines involved, the simple the decoder circuit
Exercise 1
• CPU ATMega8515
• Address bus 16 bit
• Data bus 8 bit
• External RAM #1 8KB at 8000h
• External RAM #2 8KB at C000h
• Design Full Address Decoder & Partial Address
Decoder
Exercise 2
• CPU ATMega8515
• Address bus 16 bit
• External RAM #1 8KB at 4000h
• External RAM #2 16KB at 8000h
• Design Full Address Decoder & Partial Address
Decoder
Address Decoding Example
with 74LS138
74LS138 Truth Table

You might also like