Scribd
Upload
456 views4 pages

Advance Computer Architecture - CS501 Spring 2013 Quiz

This document contains the solutions to a 10 question quiz on advanced computer architecture with references provided by Masoom Fairy. The quiz covers topics like microinstructions, interrupts, I/O mapping, pipelining, reset operations, register file ports, hazards, performance metrics, synchronization, and control signals. The quiz solutions are provided along with the questions and references to help students learn computer architecture concepts.

Uploaded by

Akram Khan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
456 views4 pages

Advance Computer Architecture - CS501 Spring 2013 Quiz

This document contains the solutions to a 10 question quiz on advanced computer architecture with references provided by Masoom Fairy. The quiz covers topics like microinstructions, interrupts, I/O mapping, pipelining, reset operations, register file ports, hazards, performance metrics, synchronization, and control signals. The quiz solutions are provided along with the questions and references to help students learn computer architecture concepts.

Uploaded by

Akram Khan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

CS501- Advance Computer Architecture

Quiz-2 Solved with references BY MASOOM FAIRY


Due Date June 24 to 25, 2013

1
Question # 1 of 10 ( Start time: 05:10:03 PM ) Total Marks: 1
_____ form the branch control field in the micro instruction.
Select correct option:
C Bits
M Bits
B Bits Page 223
A Bits
Question # 2 of 10 ( Start time: 05:11:25 PM ) Total Marks: 1
Signals from external events, like Interrupt. generated by the ------------.
Select correct option:
Exception
Interrupt generator Page 186
CON control signal
Question # 3 of 10 ( Start time: 05:12:49 PM ) Total Marks: 1
In ________, a separate address space of the CPU is reserved for I/O operations. Select correct
option:
Isolated I/O Page 236
Memory
Mapped I/O
All of above None of above
Question # 4 of 10 ( Start time: 05:14:01 PM ) Total Marks: 1

BYMASOOMFAIRY

CS501- Advance Computer Architecture


Quiz-2 Solved with references BY MASOOM FAIRY
Due Date June 24 to 25, 2013

_________ is a technique in which some of the CPUs address lines forming an input to the
address decoder are ignored.
Select correct option:
Microprogramming
Instruction pre-fetching
Pipelining
Partial decoding Page 255
Question # 5 of 10 ( Start time: 05:14:45 PM ) Total Marks: 1
________ Operation is required to change the processors state to a known, defined value.
Select correct option:
Update
Reset Page 194
Halt
Change
Question # 6 of 10 ( Start time: 05:15:55 PM ) Total Marks: 1
In pipeline processors, there should be a ____________ port register file so that if the register
write and register read stages overlap, they can be performed in parallel.
Select correct option:
Four
Three Page 205
Two
One
Question # 7 of 10 ( Start time: 05:17:16 PM ) Total Marks: 1

BYMASOOMFAIRY

CS501- Advance Computer Architecture


Quiz-2 Solved with references BY MASOOM FAIRY
Due Date June 24 to 25, 2013

_________ hazard occurs when attempting to access the same resource in different ways at the
same time
Select correct option:
Branch Data
Structural Instruction Page 214
Sequential error
Question # 8 of 10 ( Start time: 05:18:13 PM ) Total Marks: 1
ET = ___________.
Select correct option:
CP x IC x T
CPI x IC x T Page 251
CPI / IC x T
CPI x IC / T
Question # 9 of 10 ( Start time: 05:19:37 PM ) Total Marks: 1
__________ means that the CPU should input data from an input device only when the device is
ready to provide data and send data to an output device only when it is ready to receive data.
Select correct option:
Data location
Data synchronization Page 237
Question # 10 of 10 ( Start time: 05:20:56 PM ) Total Marks: 1
Which one control signal to allow the register rc value to be read?
Select correct option:
RCE Page 184
RBE LCON RCON

BYMASOOMFAIRY

CS501- Advance Computer Architecture


Quiz-2 Solved with references BY MASOOM FAIRY
Due Date June 24 to 25, 2013

RBE

LPC

BYMASOOMFAIRY

You might also like