0% found this document useful (0 votes)
8 views

Chapter 10

Uploaded by

xainab800
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
8 views

Chapter 10

Uploaded by

xainab800
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 25

3$*(

&+$37(5

3$*(
3$*(

2 Rajesh creates a logic circuit.

He uses three different logic gates in his circuit. Each logic gate has a maximum of two inputs.

He describes the logic of each gate.

(a) “The only time the output will be 1 is when both inputs are 1.”

State the single logic gate ...................................................

Draw the single logic gate:

[2]

(b) “The only time the output will be 1 is when both inputs are 0.”

State the single logic gate ..


....................................................
.................................................

Draw the single logic


lo
ogi
gic gate:
gate:

[2]

(c) “The only time the output will be 0 is when both inputs are 1.”
will

State the single logic gate ..


..................................................
...................................................

Draw the single logic gate:

[2]

© UCLES 2019 2210/11/M/J/19 [Turn over


3$*(

8 Consider the logic statement:

X = 1 if ((A is 1 NOR C is 1) AND (B is NOT 1 NOR C is 1)) OR (A is 1 AND B is 1)

(a) Draw a logic circuit to match the given logic statement. Each logic gate used must have a
maximum of two inputs. Do not attempt to simplify the logic statement.

B X

[6]

((b)
b) Comp
mp
ple
lete
te the
Complete the truth
tru
ruth table forr the
the given logic statement.

Working space
A B C X

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1
[4]

© UCLES 2019 2210/12/M/J/19 [Turn over


3$*(

8 Consider the logic circuit:

X
B

(a) Write a logic statement to match the given logic circuit.

............................................................................................................................................. [3]

(b) Complete the truth table forr the given logic circuit.

Working space
A B C X

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1
[4]

© UCLES 2019 2210/12/O/N/19 [Turn over


3$*(

4 A factory that manufactures cleaning products has a system that monitors conditions throughout
the manufacturing process.

The inputs to the system are:

Input Binary value Condition


1 pH > 7
A
0 pH < = 7
1 Temperature < 35 °C
T
0 Temperature > = 35 °C
1 Pressure > = 80 %
P
0 Pressure < 80 %

(a) The system will sound an alarm (X) when certain conditions are detected.

The alarm will sound when:

• The pressure > = 80 % and the temperature > = 35 °C

or

• The
Th
he temperature
te
emp
mper
errat
a ur
ure < 35 °C
°C and
an
nd the
th pH > 7

Draw
w a llogic
o ic ccircuit
og irrcu
c it to repres
e ent the alarm system in the factory. Each logic gate must have a
es
represent
ma
aximu
ximu
mum
maximum m of ttwo
wo iinputs.
n uts.
np

T X

[4]

© UCLES 2019 2210/13/O/N/19


3$*(

(b) Complete the truth table for the given logic problem.

Working space
A T P X

0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
[4]

(c) A sensor and a microprocessor are used to monitor the pH of the cleaning products. The
readin
system records each reading ng that is taken. If the reading is greater than 7 a warning message
r..
is displayed on a monitor.

Explain how the sensor


se
ens
nsorr and
d microprocessor are used in the system.

....
.........
. .......
...........................................................................................................................
.. ................
................................................................................................................................................... ................

......
................
....
...
. ..
....
. ....
............................................................................................................................
...................................................................................................................................................

........
......
..............
. ...............................................................................................................................
...................................................................................................................................................

...........................................
..........................................................................................................
...................................................................................................................................................

............................................
........................................................................................................
...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

...................................................................................................................................................

............................................................................................................................................. [6]

© UCLES 2019 2210/13/O/N/19 [Turn over


3$*(

2 Consider the logic statement:

X = (((A NAND B) OR (B XOR C)) AND NOT C)

(a) Draw a logic circuit to match the given logic statement.

All logic gates must have a maximum of two inputs. Do not attempt to simplify the logic
statement.

B X

[5]

(b) Complete the truth table to represent


represent the given logic statement.

Working space
A B C X

0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
[4]

© UCLES 2020 2210/11/M/J/20


3$*(

4 (a) Identify the name and draw the single logic gate that can replace the given logic circuits.

(i)
A
X
B

Name of gate: …………………………… Drawing of gate:

[2]

(ii)
A
X
B

Name of gate: ……
……………………………
………
…………………… Drawing of gate:

[2]

(b) Co
ommp
ple
ete
Completee the
the
he truth
tru
uth
h table for
fo
or the
the given logic statement:

X = (((A OR
R C) AND (NOT A AND NOT C)) XOR B)

Working space
A B C X

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1
[4]

© UCLES 2020 2210/12/M/J/20


3$*(

6 Consider this logic expression.

X = ( A AND B ) OR ( B AND NOT C )

(a) Draw a logic circuit for this logic expression.

Each logic gate must have a maximum of two inputs.

Do not simplify this logic expression.

B X

[4]

(b)
b)) Co
C mple
mp ete the
Complete the truth
tru
ruth
th table from
th fro
om the
th
he given
give
gi
ive
ven
n logic
logi
logic
gi
ic expression.
expr
ex pres
pr esssi
sion
on..
on

Working space
A B C X

0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
[4]

© UCLES 2020 2210/02/SP/23


3$*(

&+$37(5

0$5.,1*
6&+(0(
3$*(
2210/11 Cambridge O Level – Mark Scheme May/June 2019
PUBLISHED
Question Answer Marks

1(c) Two from e.g.: 2

 Colour codes // Colour in HTML / CSS


 Error messages
 Locations in memory
 Memory dump // debugging
 IP address
 ASCII // Unicode
 Assembly language
 URL

Question Answer
Answ
wer Marks

2(a) 1 mark for correct name, 1 mark for correct gate symbol 2

AND
3$*(

2(b) 1 mark for correct name, 1 mark for correct gate symbol 2

NOR

© UCLES 2019 Page 5 of 14


2210/11 Cambridge O Level – Mark Scheme May/June 2019
PUBLISHED
Question Answer Marks

2(c) 1 mark for correct name, 1 mark for correct gate symb
symbol
mbol
mb 2

NAND

Question Answer Marks

3 1 mark for each correct device 5

Description of input or outputt d evice


device Name of device

This is an input device that works by shining a light onto the


he surface of a document. The
light source is automatically moved across the document and a d the
an th reflected light is captured 2D Scanner
3$*(

by mirrors and lenses.

This is an input device where a laser or a light source is moved


mov
oved
ed across an object. The
3D scanner
width, height and depth of the object are measured to allow w a mo
m del to be created.
model

This is a large input device that is usually fixed to a wall. A us


user
e can calibrate the device to
Interactive
make sure the sensors align with a projected image. The us user an use either their finger or
er ccan
whiteboard
a special pen to make selections.

This is an output device that uses many small mirrors to ref


reflect
efle
lect
ct light towards a lens. This
Projector
will display an image.

This is an output device that creates an object by building la


laye
layer
yerr upon layer of material. 3D printer

© UCLES 2019 Page 6 of 14


2210/12 Cambridge O Level – Mark Scheme May/June 2019
PUBLISHED
Question Answer Marks

8(a) 1 mark per each correct logic gate, with correct input(
input(s)
t(s)
t( s 6
3$*(

© UCLES 2019 Page 10 of 12


2210/12 Cambridge O Level – Mark Scheme May/June 2019
PUBLISHED
Question Answer Marks

8(b) 4 marks for 8 correct outputs 4


3 marks for 6/7 correct outputs
2 marks for 4/5 correct outputs
1 mark for 2/3 correct outputs

A B C Wo
W ork
r ing space
Working X

0 0 0 0

0 0 1 0

0 1 0 1

0 1 1 0

1 0 0 0

1 0 1 0
3$*(

1 1 0 1

1 1 1 1

© UCLES 2019 Page 11 of 12


2210/12 Cambridge O Level – Mark Scheme October/November 2019
PUBLISHED

Question Answer Marks

7(c) Three from: 3


proto
t co
to ol «
x Hypertext Transfer Protocol Secure // It is a protocol
x « that is a set of rules/standards
x Secure version of HTTP
x Secure website // secures data
x Uses TLS / SSL
x Uses encryption

Question Answer Marks

8(a) x X = 1 if (A is 1 XOR C is 1) OR (B is 1 NAND C is NOT 1) 3


x X = (A XOR C) OR (B NAND NOTC)

One mark for each bullet:


x (A XOR C)
x OR
3$*(

x (B NAND NOTC)

© UCLES 2019 Page 10 of 15


2210/12 Cambridge O Level – Mark Scheme October/November 2019
PUBLISHED

Question Answer Marks

8(b) Fourr marks for 8 correct outputs 4


Three marks for 6 or 7 correct outputs
Two marks for 4 or 5 correct outputs
One mark for 2 or 3 correct outputs

A B C Working space X

0 0 0 1

0 0 1 1

0 1 0 0

0 1 1 1

1 0 0 1

1 0 1 1
3$*(

1 1 0 1

1 1 1 1

© UCLES 2019 Page 11 of 15


2210/13 Cambridge O Level – Mark Scheme October/November 2019
PUBLISHED

Question Answer Marks

4(a) One mark for each correct logic gate with correct input(s)) 4
3$*(

© UCLES 2019 Page 9 of 14


2210/13 Cambridge O Level – Mark Scheme October/November 2019
PUBLISHED

Question Answer Marks

4(b) Fourr mark for 8 correct outputs 4


Three marks for 6 or 7 correct outputs
Two mark for 4 or 5 correct outputs
One mark for 2 or 3 correct outputs

A T P Working space X

0 0 0 0

0 0 1 1

0 1 0 0

0 1 1 0

1 0 0 0

1 0 1 1
3$*(

1 1 0 1

1 1 1 1

4(c) Six from: 6


x Sensor sends a signal/reading/data to the microprocessor
ng ADC
x Signal/reading/data is analogue and is converted to digital using ADC
D
x Reading/data is stored in the system
x Microprocessor compares data/reading to the pre-set value off 7
x If value is greater than 7 «
warn
rnin
ing message on a monitor
x « a signal/data is sent by the microprocessor to display a warning
x The process is continuous

© UCLES 2019 Page 10 of 14


2210/11 Cambridge O Level – Mark Scheme May/June 2020
PUBLISHED
Question Answer Marks

2(a) 5
A

B X

1 mark for each correct gate.


3$*(

© UCLES 2020 Page 5 of 11


2210/11 Cambridge O Level – Mark Scheme May/June 2020
PUBLISHED
Question Answer Marks

2(b) 4
A B C Working space X

0 0 0 1

0 0 1 0

0 1 0 1

0 1 1 0

1 0 0 1

1 0 1 0

1 1 0 1

1 1 1 0
3$*(

4 marks for 8 correct outputs


3 marks for 6 or 7 correct outputs
2 marks for 4 or 5 correct outputs
1 mark for 2 or 3 correct outputs

Question Answer
Answ
wer Marks

3(a) Any three from: 3


− It is a universal standard
− It can’t be inserted the wrong way around
− Supports different transmission speeds
− Automatically detects if correct driver installed
− It will charge the mobile device at the same time

© UCLES 2020 Page 6 of 11


2210/12 Cambridge O Level – Mark Scheme May/June 2020
PUBLISHED
Question Answer Marks

3(a) Any fourr from: 4


− Encryption key is used
− Encryption algorithm is used
plai
a n text
− Encryption key / algorithm is applied to plain t xt
te x
− … to convert it into cypher text
− Same key is used to encrypt and decrypt the h text
he tex
extt

3(b) Any three from: 3


− Firewall
− Password
− Proxy server
ee
− Physical methods (by example e.g.
.g CCTV,
g. C CTV
CT Locks)
V, L ocks
oc ks))
ks
− Access rights
− Asymmetric encryption
− Disconnect from network

Question Answer
An swer
wer Marks
3$*(

4(a)(i) − NAND 2

4(a)(ii) − NOR 2

© UCLES 2020 Page 5 of 10


2210/12 Cambridge O Level – Mark Scheme May/June 2020
PUBLISHED
Question Answer Marks

4(b) 4
A B C Working space X

0 0 0 0

0 0 1 0

0 1 0 1

0 1 1 1

1 0 0 0

1 0 1 0

1 1 0 1

1 1 1 1
4 marks for 8 correct outputs
3$*(

3 marks for 6 or 7 correct outputs


2 marks for 4 or 5 correct outputs
1 mark for 2 or 3 correct outputs

Question Answer
An swer
wer
e Marks

5(a) Any three from: 3


− Convert HTML code
− Display web pages
− Check if a website is secure
− Request web pages from a web server
− Send URL/domain name
− Runs active script
− Store history/favourites/bookmarks
− Create tabs

© UCLES 2020 Page 6 of 10


2210/02 Cambridge O Level – Mark Scheme For examination
SPECIMEN from 2023

Question Answer Marks


6(a) input(s)
One mark for each correct gate, with the correct input(s
(s
s) as shown. 4

B X

6(b) 4
A B C X
0 0 0 0
0 0 1 0
3$*(

0 1 0 1
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 1

Fourr marks for eight correct outputs.


Three marks for six or seven correct outputs.
Two marks for four or five correct outputs.
One mark for two or three correct outputs.

© UCLES 2020 Page 7 of 16

You might also like