0% found this document useful (0 votes)
10 views4 pages

RELEASE_NOTES

2019.4 Modelsim release notes

Uploaded by

huy.th
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
10 views4 pages

RELEASE_NOTES

2019.4 Modelsim release notes

Uploaded by

huy.th
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
You are on page 1/ 4

Release Notes For ModelSim Intel FPGA 2019.

Oct 15 2019
Copyright 1991-2019 Mentor Graphics Corporation
All rights reserved.
This document contains information that is proprietary to Mentor
Graphics
Corporation. The original recipient of this document may duplicate this
document in whole or in part for internal business purposes only,
provided
that this entire notice appears in all copies. In duplicating any part
of
this document the recipient agrees to make every reasonable effort to
prevent the unauthorized use and distribution of the proprietary
information.
TRADEMARKS: The trademarks, logos and service marks ("Marks") used
herein
are the property of Mentor Graphics Corporation or other third parties.
No one is permitted to use these Marks without the prior written
consent
of Mentor Graphics or the respective third-party owner. The use herein
of a third-party Mark is not an attempt to indicate Mentor Graphics as
a
source of a product, but is intended to indicate a product from, or
associated with, a particular third party. The following are trademarks
of
of Mentor Graphics Corporation: Questa, ModelSim, JobSpy, and Signal
Spy.
A current list of Mentor Graphics trademarks may be viewed at
www.mentor.com/terms_conditions/trademarks.cfm.
End-User License Agreement: You can print a copy of the End-User
License
Agreement from: www.mentor.com/terms_conditions/enduser.cfm.
_______________________________________________________________________

* How to Get Support


ModelSim Intel FPGA is supported by Intel
+ World-Wide-Web Support
[1]http://www.altera.com/mySupport
_______________________________________________________________________

Index to Release Notes

* [2]Key Information
* [3]Release Announcements in 2019.4
* [4]Base Product Specifications in 2019.4
* [5]Compatibility Issues with Release 2019.4
* [6]General Defects Repaired in 2019.4
* [7]SystemVerilog Defects Repaired in 2019.4
* [8]VHDL Defects Repaired in 2019.4
* [9]Document Revision History in 2019.4
_______________________________________________________________________

Key Information
* There is no licensing change between 10.7 and 2019.1 or 2019.2 or
2019.3 or 2019.4. However, if you are migrating to 2019.4 from a
release like 10.6 and older, please note that release 2019.4 uses
FLEXnet v11.14.1.3.
For floating licenses, it will be necessary to verify that the
vendor daemon (i.e., mgcld) and the license server (i.e., lmgrd)
have FLEXnet versions equal to or greater than 11.14.1.3. If the
current FLEXnet version of your vendor daemon and lmgrd are less
than 11.14.1.3 then it will be necessary to stop your license
server and restart it using the vendor daemon and lmgrd contained
in this release.
If you use node locked licenses you don't need to do anything. This
release will update licensing to MSL v2017_1_patch2 with MGLS
v9.17_10.2.4 and PCLS v9.17.10.2.0
In summary, this release uses the following license versions:
+ FLEXnet v11.14.1.3
+ MSL v2017_1_patch2
+ MGLS v9.17_10.2.4
+ PCLS v9.17.10.2.0
_______________________________________________________________________

Release Announcements in 2019.4


* Due to enhanced security restrictions with web browser PDF
plug-ins, some links do not function. Links in HTML documentation
are fully functional.
Clicking a link within a PDF viewed in a web browser may result in
no action, or it may load the title page of the current PDF manual
(instead of the intended target in the PDF manual). The unresolved
link behavior occurs in all web browsers on Windows and Linux
platforms. Because of this behavior, the navigational experience of
PDF manuals is compromised. PDF is ideal for printing because of
its page-oriented layout.
Use the HTML manuals to search for topics, navigate between topics,
and click links to examples, videos, reference material, and other
related technical content.
For information about Adobe's discontinued support of Adobe Reader
on Linux platforms and your available options, refer to Knowledge
Article MG596568 on SupportNet.
Linux is a registered trademark of Linus Torvalds in the U.S. and
other countries.
* Starting 2019.1 release, support for Windows 7 and 8.1 have
discontinued. Only Windows 10 is supported. However, we continue to
support Windows 7 & 8.1 with our 10.6 and 10.7 release series until
their planned End Of Life (10.6 EOL - mid 2019, 10.7 EOL - mid
2020) to coincide with Microsoft's EOL for Windows 7.
_______________________________________________________________________

Base Product Specifications in 2019.4


*
[Supported Platforms]
Linux RHEL 6 x86/x86-64
Linux RHEL 7 x86/x86-64
Linux SLES 11 x86/x86-64
Linux SLES 12 x86/x86-64
Windows 10 x86/x64
[Supported GCC Compilers (for SystemC)]
gcc-5.3.0-linux/gcc-5.3.0-linux_x86_64
gcc-4.7.4-linux/gcc-4.7.4-linux_x86_64
gcc-4.5.0-linux/gcc-4.5.0-linux_x86_64
gcc-4.2.1-mingw32vc12
[OVL (shipped with product)]
v2.8.1
[VHDL OSVVM (shipped with product)]
v2014.07
[Licensing]
FLEXnet v11.14.1.3
MSL v2017_1_patch2
MGLS v9.17_10.2.4
PCLS v9.17.10.2.0
_______________________________________________________________________

Compatibility Issues with Release 2019.4

VHDL Compatibility
* QSIM-58539 - (results) The attributes INSTANCE_NAME and PATH_NAME,
were not considered globally static. If the prefix of the attribute
is a signal and this expression appears in a wait statement with an
on clause or in a concurrent statement other than a process, a
change in signal value would trigger a evaluation of the wait or
concurrent statement. This currently results in extra statement
executions. The attributes are now considered globally static, so
the wait or concurrent statement is no longer sensitized to that
prefix. This change can cause simulation results to be different
from previous versions.
_______________________________________________________________________

General Defects Repaired in 2019.4


* [nodvtid] - vmake many now consume less memory.
* QSIM-55252 - The vdir command can now be given the name of an
already-existing directory; it will transform the directory into a
Questa library. The directory must be empty for this to succeed.
_______________________________________________________________________

SystemVerilog Defects Repaired in 2019.4


* [nodvtid] - Vlog would crash when parsing certain syntax
constructs.
* QSIM-58023 - Using a wire type with a struct containing a field of
an enum type could generate an error like<br>
<code># ** Fatal: (vsim-3355) Variable 'struct1.enum1' cannot be
converted to a net.</code>
* [nodvtid] - SystemVerilog macros undefining and subsequently
redefining a macro of the same name repeatedly during macro
expansion would generate incorrect results.
* QSIM-58670 - Vsim incorrectly reported a vsim-3837 error for
multiple continuous assignments to a variable when using a
bit-select expression with a complex index expression
_______________________________________________________________________

VHDL Defects Repaired in 2019.4


* QSIM-57546 - If a package contains a package instance within a USE
clause, static array constraints within the package instance may
not be compiled correctly, possible causing a fatal internal error
during elaboration of the design by the simulator.
* QSIM-57795 - The compiler could report a fatal internal error if it
encountered a generic declaration list with an index constraint
within a generic vector preceding an interface package.
* QSIM-58539 - (results) The attributes INSTANCE_NAME and PATH_NAME,
were not considered globally static. If the prefix of the attribute
is a signal and this expression appears in a wait statement with an
on clause or in a concurrent statement other than a process, a
change in signal value would trigger a evaluation of the wait or
concurrent statement. This currently results in extra statement
executions. The attributes are now considered globally static, so
the wait or concurrent statement is no longer sensitized to that
prefix. This change can cause simulation results to be different
from previous versions.
* QSIM-60023 - Use of the -mixedsvvh switch could result in the
compiler erroneously emitting error vcom-1995, which states that a
package cannot be imported into SystemVerilog designs. This can
occur when at least two VHDL packages are compiled on a single
command-line with the -mixedsvvh switch; and, one package contains
a constant declaration initialized by a function defined in the
other package, and the name of the first package comes lexically
before the name of the second package.
* QSIM-57712 - If an entity has a generic whose type depends on a
previously declared generic and that entity is directly
instantiated, then vsim could crash when loading the design. The
work around was to use a component instantiation.
* QSIM-60153 - If a component had a port that is a multi-dimensional
array whose bounds depended on the component's generics and the
port's actual was an expression, vcom could generate an internal
error.
_______________________________________________________________________

Document Revision History in 2019.4


* Revision - Changes - Status/Date
+ 4.3 - Modifications to improve the readability and
comprehension of the content. Approved by Tim Peeke. All
technical enhancements, changes, and fixes are listed in this
document for all products in this release. Approved by Bryan
Ramirez. - Released/October 2019
+ 4.2 - Modifications to improve the readability and
comprehension of the content. Approved by Tim Peeke. All
technical enhancements, changes, and fixes are listed in this
document for all products in this release. Approved by Bryan
Ramirez. - Released/August 2019
+ 4.1 - Modifications to improve the readability and
comprehension of the content. Approved by Tim Peeke. All
technical enhancements, changes, and fixes are listed in this
document for all products in this release. Approved by Bryan
Ramirez. - Released/April 2019
* Author: In-house procedures and working practices require multiple
authors for documents. All associated authors for each topic within
this document are tracked within the document source.
* Revision History: Released documents maintain a revision history of
up to four revisions. For earlier revision history, refer to
earlier releases of documentation which are available on Support
Center (http://support.mentor.com).

You might also like