www.jntuworld.

com

Code: 9A04306
1
II B.Tech I Semester (R09) Regular & Supplementary Examinations, November 2011
DIGITAL LOGIC DESIGN
(Computer Science & Engineering)
Time: 3 hours Max Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****

1 (a) Convert the following:

(i) (AB) 16 =( ) 10 ; (ii) (1234) 8 =( ) 10 ; (iii) (10110011) 2 =( ) 10 ; (iv) (772) 10 =( ) 16
(b) Perform the following using BCD arithmetic
(i) (7129) 10 +(7711) 10 ; (ii) (8124) 10 + (8127) 10

2 (a) Express the following functions in sum of minterms and product of max terms.
(i) ; (II)
(b)

3 (a)
Obtain the complement of the following Boolean expressions
(i)

Show that
; (ii) ; (iii)

L D
and draw the circuit implementation using two-

(b)
level NOR – NOR form and NAND – NAND form.

R
Obtain the minimal Pos expression for the given Boolean function

form.
O
and draw the circuits with two level NOR – NOR form and AND – OR

4 (a)

(b)

U W
Implement 64X1 multiplexer using four 16X1 and one 4X1 multiplexer. Draw block
diagram only.
A combinational logic circuit is defined by the following Boolean functions.
(i) Design a circuit

5 (a)
T
with a decoder and external gates.

N
Draw the circuit diagram of clocked D-flip-flop with NAND gates and explain its
operation using truth table give the timing diagram.
(b)

6 (a)
(b)
J
Explain the procedure for the design of sequential circuits with an example.

Design a 4-bit ring counter using T-flip-flops.

With a neat diagram explain the operation of serial transfer between two shift registers.
Draw its timing diagram.

7 (a) With a neat diagram explain about the construction of 4X4 RAM.
(b) Write in detail about sequential programmable devices.

8 (a) Give the implementation procedure for an SR latch using NOR gates.
(b) Discuss about reduction of state tables. Also explain about flow tables.

*****

www.jntuworld.com
www.jntuworld.com

Code: 9A04306
2
II B.Tech I Semester (R09) Regular & Supplementary Examinations, November 2011
DIGITAL LOGIC DESIGN
(Computer Science & Engineering)
Time: 3 hours Max Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****

1 Convert the following numbers to Hexadecimal

(a) (765) 8 ; (b) (1002) 8 ; (c) (11001001) 2 ; (d) (875) 10 ; (e) (257) 10 ;
(f) (239) 10 ; (g) (343) 10 .

2 (a) Convert the following expressions into sum of products and product of sums:
(i) (ii)
(b) Obtain the Dual of the following Boolean expressions:

3 (a)
(i) (ii) (iii)

L D
Implement the following Boolean function F using no more than two NOR gates and
draw the circuit.
(b)

4 (a)
Implement the Boolean function
(i) NAND – AND form and (ii) AND – NOR form.

O R using

Using K-map design a combinational logic circuit to obtain 2’s complement for the given
4 – bit binary number. Draw the circuit using only two input exclusive – OR gates and 2-

(b)
input OR gates.

W
Design a combinational circuit to increment a 4 – bit binary number A 3 , A 2 , A 1 , A 0 by
1using four half-address.

U
5 (a)

(b)

N T
Convert the following
(i) J-K flip-flop to T-flip-flop; (ii) RS flip=flop to D-flip-flop.
Draw the circuit diagram of positive edge triggered JK flip-flop with NAND gates and
explain its operation using truth table.

6 (a)
(b)

7 (a)
(b)
J
Draw and explain about a 4-bit universal shift register.
With a neat diagram explain about a ripple counter.

Using a 32X8 ROM chips, construct a 128X8 ROM with the help of a relevant decoder.
Distinguish between programmable logic arrays and programmable array logic.

8 (a) Explain about critical and non – critical races with the help of examples.
(b) Discuss about Hazards in sequential circuits.

*****

www.jntuworld.com
www.jntuworld.com

Code: 9A04306
3
II B.Tech I Semester (R09) Regular & Supplementary Examinations, November 2011
DIGITAL LOGIC DESIGN
(Computer Science & Engineering)
Time: 3 hours Max Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****

1 Convert the following to binary and then to gray code

(a) (1010) 16 ; (b) (AB33) 16 ; (c) (3323) 8 ; (d) (1764) 8 ; (e) (187) 10 ; (f)
(2266) 10

2 (a) Simplify the following Boolean functions

(i) . (ii)
(b) Obtain the complement of the following Boolean functions

3 (a)
(b)
(i)

Implement
; (ii)

L D
using multilevel NOR gates and draw the circuit.
Implement the following Boolean functions using wired - logic.

4 (a)
(i) Use AOI gate. (ii) (i)

O R Use AOI gate.

A combinational logic circuit is defined by the following Boolean functions

(i) ; (ii)
a decoder and external gates.
; (iii) Design a circuit with

(b)

W
Using a K – map design a combinational circuit to obtain 2’s complement for the given 4
– bit binary number. Draw the circuit using only two input EX-OR gates and 2 – input
OR gates.

U
5

6 (a)
T
Obtain state table and state diagram for sequence recognizer to recognize the
occurrence of the sequence bits 1101, and design the logic circuit.

N
Briefly discuss about different types of counters.
(b)

7 (a)

(b)
J
With a neat diagram explain about a 4 bit universal shift register.

With necessary diagrams, distinguish between Random Access and Read only
memories.
Explain about memory decoding.

8 (a) Explain about fundamental and pulse mode asynchronous sequential circuits.
(b) Classify and explain about Hazards.

*****

www.jntuworld.com
www.jntuworld.com

Code: 9A04306
4
II B.Tech I Semester (R09) Regular & Supplementary Examinations, November 2011
DIGITAL LOGIC DESIGN
(Computer Science & Engineering)
Time: 3 hours Max Marks: 70
Answer any FIVE questions
All questions carry equal marks
*****

1 Perform subtraction with the following unsigned decimal numbers by taking 10’s
complement of the subtrahend. Verify the result.
(i) 5250 – 1321; (ii) 1753 – 8640; (c) 20 – 100; (d) 1200 – 250.

2 (a) Simplify the following Boolean functions.

(i) ; (ii)
(b) Obtain the complement of the following Boolean expressions

3 (a)
(b)
(i)

If
; (ii)

L D
show that F 1 =F 2 .
Obtain minimal sop expression for the complement of the given expression:

4 (a)

(b)
O R
and draw the circuit using NOR gates.

Design a combinational circuit to increment a 4 – bit binary number A 3 , A 2, A 1 , A 0 by

using four half – adders.
Implement 64X1 multiplexer using four 16X1 and one 4X1 multiplexer. Draw block

5 (a)
(b)
diagram only.

U W
Explain the procedure for the design of sequential circuits with an example.
Convert the following

6 (a)
(b)

N T
(i) JK flip – flop to T – flip – flop; (ii) RS flip – flop to D flip – flop.

Discuss about different types of shift Registers.

Discuss in detail about synchronous counters.

7 (a)
(b)

8 (a)
J
Discuss about error detection and correction methods used in memory devices.
Explain about sequential programmable devices.

Discuss about races in Asynchronous sequential circuits.

(b) Differentiate static – 0 and static – 1 hazard with wave forms and explain how static
hazards are eliminated in an asynchronous circuit.

*****

www.jntuworld.com